Simulation and Architectural Exploration of a Shared - Memory Multiprocessor Node for Scientific Algorithms
نویسندگان
چکیده
In this thesis, GEMS (a Generic Environment for Multiprocessor Simulations) is presented. GEMS is a simulation environment written in the Superlog language, which simulates a configurable shared-memory multiprocessor system. Simulation focuses on the memory hierarchy and the system interconnect. Part of GEMS is a directory-based cache coherence protocol. This protocol is an adaptation of the bus-based MOESI protocol. The performance of specific algorithms on the simulated system can be measured by providing memory trace files as input to the simulator. Tools and methods for trace file generation are presented and discussed. Also, this thesis presents the theoretical background. The components of the memory hierarchy are described in detail, and architectural examples are given.
منابع مشابه
USC CENG Technical Report CENG - 94 - 15 THE USC MULTIPROCESSOR TESTBED PROJECT : PROJECT OVERVIEW
In multiprocessor systems, processing nodes contain a processor, some cache and a share of the system memory, and are connected through a scalable interconnect. The system memory partitions may be shared (shared-memory systems) or disjoint (messagepassing systems). Within each class of systems many architectural variations are possible. Comparisons among systems are difficult because of the lac...
متن کاملSynchronous Parallel Discrete Event Simulation on Shared-Memory Multiprocessors
This paper describes the implementation and studies the performance of a synchronous , parallel discrete event simulation (SPDES) method on a shared memory multiprocessor. The presented method aims at the eecient simulation of architectural designs for which the asynchronous PDES methods seem to be less eeective. A multiprocessor machine is simulated, and the performance achieved is compared to...
متن کاملRpm: a Rapid Prototyping Engine for Multiprocessor Systems1
In multiprocessor systems, processing nodes contain a processor, some cache and a share of the system memory, and are connected through a scalable interconnect. The system memory partitions may be shared (shared-memory systems) or disjoint (messagepassing systems). Within each class of systems many architectural variations are possible. Fair comparisons among systems are difficult because of th...
متن کاملA Multi architecture Parallel-Processing Development Environment
A description is given of the hardware and software of a multiprocessor test bed — the second generation. Hypercluster system. The Hypercluster architecture consists of a standard hypercube distributedmemory topology, with multiprocessor shared-memory nodes. By using standard, off-the-shelf hardware, the system can be upgraded to use rapidly improving computer technology. The Hypercluster's mul...
متن کاملA Scaleable Multiprocessor Architecture with Multiple Read-Write Memory Model
This paper presents a scalable multiprocessor architecture with multiple access memories and multi-way busses. This parallel architecture with more intelligent memory model and efficient multi-way interconnection network organization is called as CRrCW (Concurrent Read and restricted Concurrent Write) scaleable multiprocessor system. The memory and network model provides concurrent memory acces...
متن کامل